PCN Number:		20190805001				PCN Date: Aug		Aug.	6, 2019
Title: Datasheet for LMK04610								_	
Custor	mer Contact:	PCN A	Nanager	-			Dep	ot:	Quality Services
Proposed 1 st Ship Date: Nov. 6				6, 2	2019				
	e Type:			-					
	sembly Site		l .		Design			Wafer Bump Site	
As	sembly Process			X				Wafer	· Bump Material
_ As	sembly Material	S			Part number change			Wafer Bump Process	
☐ Me	echanical Specifi	cation)		Test Site			Wafer Fab Site	
Pa	Packing/Shipping/Labeling				Test Process			Wafer	Fab Materials
								Wafer	Fab Process
		·		N	otification De	tails			
Descri	ption of Chang	e:							
TEXAS LMK04610 SNAS699B – JANUARY 2017 – REVISED JULY 2019									
Changes from Revision A (June 2017) to Revision B						Page			
	 Removed bulleted list under the Dual Loop 			p PLL Architecture feature bullet					
Changed VCO frequency units from: 5.8 to									
	Added LMK04616 device configuration info								
	Changed VCO frequency from: 5800 MHz to: 5870 MHz								
	Added LMK04616 row to device configuration information table								
	Added LMK04616 row to device configuration information table								
	Added OSCout polarity information to the OSCout/OSCout* pin description								
	Changed PLL1 phase detector maximum frequency from 40 MHz to 4 MHz								
	Changed VCO tuning range minimum from: 5800 to: 5870								
	 Changed V_{OD} symbol to V_{OD,pp} to match mVpp units 								
	***				op units				
		9.1							
Added content to the HCSL section							21		
_	Changed the VCXO Buffered Output section								າາ

•	Changed VCO frequency to 5870 MHz to 6175 MHz and updated max output frequency to 2058 MHz	23
•	Added content to the Programmable Output Formats section	23
•	Changed HSDS to LVPECL With Bias Voltage Vb graphic caption	31
•	Changed HCSL to LVPECL graphic	31
•	Changed HSDS to LVPECL With Bias Voltage Vb graphic caption	32
•	Changed HSDS to LVPECL graphic	32
•	Added content to the OSCout section	35
•	Added OSCin to OSCout differential results in clock inversion from OSCin to OSCout.	35
•	Added Note to use TICS Pro EVM tool to calculate SDPLL loop filter values.	38
•	Changed PLL1_PROP max from 255 to 127.	38
•	Added PLL1_PROP_FL to table.	38
•	Changed PLL1_FBCLK_INV and CLKinx_PLL1_INV for Low Pulse mode	
•	Changed PLL1_FBCLK_INV and CLKinx_PLL1_INV for High Pulse mode	38
•	Deleted Examples of PLL1 Setting	38
•	Changed the tuning range of the oscillator from: 5800 MHz to: 5870 MHz	40
•	Added PLL2 DLD programming information and updated the PLLx DLD flowchart graphic	41
•	Changed PLL1_STORAGE_CELL description from 40-bit thermometer code to 6-bit decimal value	
•	Clarified CTRL_VCXO represented as PLL1_STORAGE_CELL value	
•	Changed section from: Low Skew Mode to: Zero Delay Mode (ZDM)	49
•	Changed Set Prop/Store-CP from "fast lock" value to "non-fast lock" value at end of flowchart	51
•	Deleted references to tunable crystal	
•	Deleted reference to CLKin2 and CLKin3	52
•	Deleted use of external VCO for PLL2.	52
•	Added register 0x85, 0x86, 0xF6, and 0xAD for PLL2 DLD to recommended programming sequence	55
•	Changed PLL1_PROP from 8 bit to 7 bit field in register map	
•	Changed PLL1_PROP_FL from 8 bit to 7 bit field in register map	
•	Changed PLL1_STORAGE_CELL 40 bit to 6 bit field. Not a 40 bit thermometer code. Set registers 0x66, 0x67, 0x68, 0x69 to RSRVD in register map	59
•	Changed PLL2_PROP from 8 bit to 6 bit field in register map	60
	Changed PLL2_INTG from 8 bit to 5 bit field in register map	60
	Added register 0xAC for field PLL1_TSTMODE_REF_FB_EN in register map	
	Added register 0xAD for fields RESET_PLL2_DLD, PLL2_TSTMODE_REF_FB_EN, and PD_VCO_LDO in register	01
	map	61
•	Added register 0xF6 for PLL2_DLD_EN in register map	61
•	Deleted unused DEVID values	65
•	Changed reset value for CHIPID from 0x1 to 0x3	65
•	Changed reset value for CHIPVER from 0x1 to 0x1B	65
•	Changed PLL1_PROP from 8 bit to 7 bit field in register definition	85
•	Changed PLL1_PROP_FL from 8 bit to 7 bit field in register definition	85
•	Deleted 'PLL1 Start-up in Holdover.' text from the PLL1_STARTUP_HOLDOVER_EN bit description	85
•	Changed PLL2_PROP field size from 8 bits to 6 bits in register definition	
•	Changed PLL2_INTG field from 8 bit to 5 bit field in register 0x80 definition	
•	Added definition and requirement for setting PLL2_LD_WNDW_SIZE = 0 in register 0x85 definition	
•	Added definition and requirement for setting PLL2_LD_WNDW_SIZE_INITIAL = 0 in register 0x86 definition	
•	Added note for using PLL1/2 REF/FB(SYS) status output for STAT0	
•	Added note for using PLL1/2 REF/FB(SYS) status output for STAT1	

Added note for u	Added note for using PLL1/2 REF/FB(SYS) status output for SYNC						
Added register 0.	Added register 0xAC to register description. New field PLL1_TSTMODE_REF_FB_EN						
	Added register 0xAD to register description. New fields RESET_PLL2_DLD, PLL2_TSTMODE_REF_FB_EN, and PD_VCO_LDO						
Added register 0	Added register 0xF6 to register description. New field PLL2_DLD_EN						
Added register 0xF7 to register description. New field PLL2_DUAL_LOOP_EN							
Changed Channel	Changed Channel 5 and 6 FBClock Buffers from: Low Skew to: Zero Delay Mode						
 Changed registers for WINDOW SIZE and LOCK COUNT. Updated equation to reflect the more general WINDOW SIZE and LOCK COUNT names and count frequency. Removed reference to holdover. Updated descriptive text 116 							
Updated minimus	Updated minimum lock time calculation example to reflect updated register names and count frequency						
Simplified HSDS	format description		121				
Device Family Change From: Change To: LMK04610 SNAS699A SNAS699B http://www.ti.com/product/LMK04610RTQT							
Reason for Change:							
To accurately reflect device characteristics.							
Anticipated impact on Fit, Form, Function, Quality or Reliability (positive / negative):							
Electrical specification performance changes as indicated above.							
Changes to product identification resulting from this PCN:							
None.							
Product Affected:							

For questions regarding this notice, e-mails can be sent to the regional contacts shown below or your Field Sales Representative.

LMK04610RTQT

Location	E-Mail
USA	PCNAmericasContact@list.ti.com
Europe	PCNEuropeContact@list.ti.com
Asia Pacific	PCNAsiaContact@list.ti.com
WW PCN Team	PCN_ww_admin_team@list.ti.com

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use

LMK04610RTQR

these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.