

# FDJ1032C Complementary PowerTrench® MOSFET

## Features

- **Q1** -2.8 A, -20 V.  $R_{DS(ON)} = 160\text{ m}\Omega @ V_{GS} = -4.5\text{ V}$   
 $R_{DS(ON)} = 230\text{ m}\Omega @ V_{GS} = -2.5\text{ V}$   
 $R_{DS(ON)} = 390\text{ m}\Omega @ V_{GS} = -1.8\text{ V}$
- **Q2** 3.2 A, 20 V.  $R_{DS(ON)} = 90\text{ m}\Omega @ V_{GS} = 4.5\text{ V}$   
 $R_{DS(ON)} = 130\text{ m}\Omega @ V_{GS} = 2.5\text{ V}$
- Low gate charge
- High performance trench technology for extremely low  $R_{DS(ON)}$
- FLMP SC75 package: Enhanced thermal performance in industry-standard package size
- RoHS Compliant

## Applications



- DC/DC converter
- Load switch
- Motor Driving



## General Description

These N & P-Channel MOSFETs are produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize on-state resistance and yet maintain superior switching performance.

These devices are well suited for low voltage and battery powered applications where low in-line power loss and fast switching are required.



## Absolute Maximum Ratings $T_A = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Q1	Q2	Units
$V_{DSS}$	Drain-Source Voltage	-20	20	V
$V_{GSS}$	Gate-Source Voltage	$\pm 8$	$\pm 12$	V
$I_D$	Drain Current – Continuous (Note 1a)	-2.8	3.2	A
	– Pulsed	-12	12	
$P_D$	Power Dissipation for Single Operation (Note 1a) (Note 1b)	1.5		W
		0.9		
$T_J, T_{STG}$	Operating and Storage Junction Temperature Range	-55 to +150		$^\circ\text{C}$
<b>Thermal Characteristics</b>				
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	80		$^\circ\text{C/W}$
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Note 1a)	5		

## Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
.H	FDJ1032C	7"	8mm	3000 units

## Electrical Characteristics

Symbol	Parameter	Test Conditions	Type	Min	Typ	Max	Units
<b>Off Characteristics</b>							
$BV_{DSS}$	Drain-Source Breakdown Voltage	$V_{GS} = 0\text{ V}, I_D = -250\ \mu\text{A}$ $V_{GS} = 0\text{ V}, I_D = 250\ \mu\text{A}$	Q1 Q2	-20 20			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D = -250\ \mu\text{A}$ , Referenced to 25°C $I_D = 250\ \mu\text{A}$ , Referenced to 25°C	Q1 Q2		-13 13		mV/°C
$I_{DSS}$	Zero Gate Voltage Drain Current	$V_{DS} = -16\text{ V}, V_{GS} = 0\text{ V}$ $V_{DS} = 16\text{ V}, V_{GS} = 0\text{ V}$	Q1 Q2			-1 1	$\mu\text{A}$
$I_{GSS}$	Gate-Body Leakage	$V_{GS} = \pm 8\text{ V}, V_{DS} = 0\text{ V}$ $V_{GS} = \pm 12\text{ V}, V_{DS} = 0\text{ V}$	Q1 Q2			$\pm 100$ $\pm 100$	nA
<b>On Characteristics (Note 2)</b>							
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = -250\ \mu\text{A}$ $V_{DS} = V_{GS}, I_D = 250\ \mu\text{A}$	Q1 Q2	-0.4 0.6	-0.8 1.0	-1.5 1.5	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	$I_D = -250\ \mu\text{A}$ , Referenced to 25°C $I_D = 250\ \mu\text{A}$ , Referenced to 25°C	Q1 Q2		3 -3		mV/°C
$R_{DS(on)}$	Static Drain-Source On-Resistance	$V_{GS} = -4.5\text{ V}, I_D = -2.8\text{ A}$ $V_{GS} = -2.5\text{ V}, I_D = -2.2\text{ A}$ $V_{GS} = -1.8\text{ V}, I_D = -1.7\text{ A}$ $V_{GS} = -4.5\text{ V}, I_D = 2.8\text{ A}, T_J = 125^\circ\text{C}$ $V_{GS} = 4.5\text{ V}, I_D = 3.2\text{ A}$ $V_{GS} = 2.5\text{ V}, I_D = 2.7\text{ A}$ $V_{GS} = 4.5\text{ V}, I_D = 3.2\text{ A}, T_J = 125^\circ\text{C}$	Q1 Q2		108 163 283 150 70 100 83	160 230 390 238 90 130 132	m $\Omega$
$g_{FS}$	Forward Transconductance	$V_{DS} = -5\text{ V}, I_D = -2.8\text{ A}$ $V_{DS} = 5\text{ V}, I_D = 3.2\text{ A}$	Q1 Q2		5 7.5		S
<b>Dynamic Characteristics</b>							
$C_{iss}$	Input Capacitance	Q1: $V_{DS} = -10\text{ V}, V_{GS} = 0\text{ V}, f = 1.0\text{ MHz}$	Q1 Q2		290 200		pF
$C_{oss}$	Output Capacitance	Q2: $V_{DS} = 10\text{ V}, V_{GS} = 0\text{ V}, f = 1.0\text{ MHz}$	Q1 Q2		55 50		pF
$C_{rss}$	Reverse Transfer Capacitance		Q1 Q2		29 30		pF
$R_G$	Gate Resistance		Q1 Q2		14 3		$\Omega$
<b>Switching Characteristics</b>							
$t_{d(on)}$	Turn-On Delay Time	Q1: $V_{DD} = -10\text{ V}, I_D = -1\text{ A}$ , $V_{GS} = -4.5\text{ V}, R_{GEN} = 6\ \Omega$	Q1 Q2		8 7	16 14	ns
$t_r$	Turn-On Rise Time		Q1 Q2		13 8	23 16	ns
$t_{d(off)}$	Turn-Off Delay Time	Q2: $V_{DD} = 10\text{ V}, I_D = 1\text{ A}$ , $V_{GS} = 4.5\text{ V}, R_{GEN} = 6\ \Omega$	Q1 Q2		13 11	23 20	ns
$t_f$	Turn-Off Fall Time		Q1 Q2		18 2	32 4	ns

## Electrical Characteristics (Continued)

Symbol	Parameter	Test Conditions	Type	Min	Typ	Max	Units
Q <sub>g</sub>	Total Gate Charge	Q1: V <sub>DS</sub> = -10 V, I <sub>D</sub> = -2.8 A, V <sub>GS</sub> = -4.5V	Q1		3	4	nC
			Q2		2	3	
Q <sub>gs</sub>	Gate-Source Charge	Q2: V <sub>DS</sub> = 10 V, I <sub>D</sub> = 3.2 A, V <sub>GS</sub> = 4.5 V	Q1		0.65		nC
			Q2		0.4		
Q <sub>gd</sub>	Gate-Drain Charge		Q1		0.75		nC
			Q2		1.0		
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>							
I <sub>S</sub>	Maximum Continuous Drain-Source Diode Forward Current		Q1			-1.25	A
			Q2			1.25	
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = -1.3 A (Note 2)	Q1		-0.8	-1.2	V
		V <sub>GS</sub> = 0 V, I <sub>S</sub> = 1.3 A (Note 2)	Q2		0.8	1.2	
t <sub>rr</sub>	Diode Reverse Recovery Time	I <sub>F</sub> = -4.2A, dI <sub>F</sub> /dI <sub>t</sub> = 100 A/μs	Q1		14		nS
		I <sub>F</sub> = 5.9A, dI <sub>F</sub> /dI <sub>t</sub> = 100 A/μs	Q2		11		
Q <sub>rr</sub>	Diode Reverse Recovery Charge	I <sub>F</sub> = -4.2A, dI <sub>F</sub> /dI <sub>t</sub> = 100 A/μs	Q1		4		nC
		I <sub>F</sub> = 5.9A, dI <sub>F</sub> /dI <sub>t</sub> = 100 A/μs	Q2		2.5		

**Notes:**

- R<sub>θJA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>θJC</sub> is guaranteed by design while R<sub>θCA</sub> is determined by the user's board design.



- 80°C/W when mounted on a 1in<sup>2</sup> pad of 2 oz copper (Single Operation).




- 140°C/W when mounted on a minimum pad of 2 oz copper (Single Operation).


Scale 1 : 1 on letter size paper

- Pulse Test: Pulse Width < 300μs, Duty Cycle < 2.0%


**Typical Characteristics : Q1**




**Figure 1. On-Region Characteristics.**




**Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.**




**Figure 3. On-Resistance Variation with Temperature.**



**Figure 4. On-Resistance Variation with Gate-to-Source Voltage.**




**Figure 5. Transfer Characteristics.**




**Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.**


**Typical Characteristics : Q1**




**Figure 7. Gate Charge Characteristics.**



**Figure 8. Capacitance Characteristics.**



**Figure 9. Maximum Safe Operating Area.**



**Figure 10. Single Pulse Maximum Power Dissipation.**

### Typical Characteristics : Q2




Figure 11. On-Region Characteristics.




Figure 12. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 13. On-Resistance Variation with Temperature.




Figure 14. On-Resistance Variation with Gate-to-Source Voltage.




Figure 15. Transfer Characteristics.




Figure 16. Body Diode Forward Voltage Variation with Source Current and Temperature.

### Typical Characteristics : Q2




Figure 17. Gate Charge Characteristics.




Figure 18. Capacitance Characteristics.




Figure 19. Maximum Safe Operating Area.




Figure 20. Single Pulse Maximum Power Dissipation.




Figure 21. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.





