SN54ABT16540, SN74ABT16540A 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS208C - FEBRUARY 1991 - REVISED APRIL 1997

SN54ABT16540 . . . WD PACKAGE **Members of the Texas Instruments** SN74ABT16540A . . . DGG, DGV, OR DL PACKAGE Widebus[™] Family (TOP VIEW) State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation 48 10E2 10E1 Latch-Up Performance Exceeds 500 mA Per 47 🛛 1A1 1Y1 42 **JEDEC Standard JESD-17** 1Y2 🛛 3 46 **1**A2 Typical V_{OLP} (Output Ground Bounce) GND 4 45 GND < 1 V at V_{CC} = 5 V, T_A = 25°C 1Y3 5 44 | 1A3 43 🛛 1A4 1Y4 🛛 6 Distributed V_{CC} and GND Pin Configuration • 42 V_{CC} V_{CC} [] 7 Minimizes High-Speed Switching Noise 1Y5 🛛 8 41 🛛 1A5 • Flow-Through Architecture Optimizes PCB 1Y6 **4**9 40 1A6 Layout GND 1 10 39 GND • High-Drive Outputs (-32-mA I_{OH}, 64-mA I_{OI}) 1Y7 🛛 11 38 **1** 1A7 Package Options Include Plastic 300-mil 1Y8 12 37 **1** 1A8 Shrink Small-Outline (DL), Thin Shrink 2Y1 113 36 2A1 Small-Outline (DGG), and Thin Very 2Y2 14 35 2A2 Small-Outline (DGV) Packages, and 380-mil GND 15 34 GND Fine-Pitch Ceramic Flat (WD) Package 2Y3 16 33 2A3 Using 25-mil Center-to-Center Spacings 2Y4 [] 17 32 2A4 31 VCC V_{CC} [] 18 description 2Y5 🛛 19 30 2A5 2Y6 20 29 2A6 The SN54ABT16540 and SN74ABT16540A are inverting 16-bit buffers/drivers composed of two GND 21 28 GND 2Y7 🛛 22 27 2A7

8-bit sections with separate output-enable gates. These buffers and bus drivers provide a high-performance bus interface for wide data paths.

The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable $(\overline{OE1} \text{ or } \overline{OE2})$ input is high, all corresponding outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

2Y8 🛛 23

20E1

24

26 2A8

25 20E2

The SN54ABT16540 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABT16540A is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

SCBS208C - FEBRUARY 1991 - REVISED APRIL 1997

FUNCTION TABLE (each 8-bit section)


	(each o	-DIL SEC	
	INPUTS	OUTPUT	
OE1	OE2	Α	Y
L	L	L	Н
L	L	Н	L
Н	Х	Х	Z
Х	Н	Х	Z

logic symbol[†]

10E1 10E2 20E1 20E2	1 48 24 25 N	& . &	EN1 EN2		
1A1	47		 □ 1 ⊽	<u> </u>	2 — 1Y1
1A2	46			3	— 1Y2
1A3	44			5	5 — 1Y3
1A4	43			e	5 - 1Y4
1A5	41			8	
1A6	40			g) - 1Y6
	38			11	
1A7	37	ļ		12	- 1Y7
1A8	36	ļ		13	- 1Y8
2A1	35	1	2 ▽	14	– 2Y1
2A2	33			16	– 2Y2
2A3	32			17	— 2Y3
2A4	30			19	— 2Y4
2A5				<u>`</u>	— 2Y5
2A6	29			20	— 2Y6
2A7	27			22	— 2Y7
2A8	26			23	3 - 2Y8

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





13

- 2Y1

SCBS208C - FEBRUARY 1991 - REVISED APRIL 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

$\begin{array}{cccccccccccccccccccccccccccccccccccc$	7 V 5 V mA mA mA M /W /W /W
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

recommended operating conditions (see Note 3)

			SN54AB	T16540	SN74ABT	16540A	UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2	EM	2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage		0 4	Vcc	0	VCC	V
ЮН	High-level output current		Ć,	-24		-32	mA
IOL	Low-level output current		202	48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	22	10		10	ns/V
ТА	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



SCBS208C - FEBRUARY 1991 - REVISED APRIL 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CO	TEST CONDITIONS				SN54AB	T16540	SN74ABT1	LINUT	
PARA	MEIER		NDITION5	MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT
VIK		V _{CC} = 4.5 V,	lj = -18 mA			-1.2		-1.2		-1.2	V
		$V_{CC} = 4.5 V,$	I _{OH} = –3 mA	2.5			2.5		2.5		
VOH		$V_{CC} = 5 V,$	I _{OH} = -3 mA	3			3		3		v
⊻ОН		V _{CC} = 4.5 V	I _{OH} = -24 mA	2			2				v
		VCC = 4.5 V	I _{OH} = -32 mA	2*					2		
VOL		V _{CC} = 4.5 V	I _{OL} = 48 mA			0.55		0.55			V
VOL		VCC = 4.5 V	I _{OL} = 64 mA			0.55*				0.55	v
V _{hys}					100						mV
Ц		V _{CC} = 5.5 V,	$V_I = V_{CC} \text{ or } GND$			±1		±1		±1	μΑ
IOZH		V _{CC} = 5.5 V,	$V_{O} = 2.7 V$			10		50		10	μΑ
I _{OZL}		V _{CC} = 5.5 V,	$V_{O} = 0.5 V$			-10		-50		-10	μΑ
l _{off}		$V_{CC} = 0,$	VI or VO \leq 4.5 V			±100	~	ζ		±100	μΑ
ICEX		V _{CC} = 5.5 V, V _O = 5.5 V	Outputs high			50	DUUC	50		50	μA
IO‡		V _{CC} = 5.5 V,	V _O = 2.5 V	-50	-100	-180	50	-180	-50	-180	mA
		V _{CC} = 5.5 V,	Outputs high			3		2		3	
ICC		$I_{O} = 0,$	Outputs low			34		32		34	mA
	_	$V_{I} = V_{CC} \text{ or } GND$	Outputs disabled			3		2		3	
	Data	$V_{CC} = 5.5 V$, One input at 3.4 V,	Outputs enabled			1		1		1	
∆ICC§	inputs	Other inputs at V _{CC} or GND	Outputs disabled			0.05		0.05		0.05	mA
	Control inputs					1.5		1.5		1.5	
Ci		V _I = 2.5 V or 0.5 V			3.5						рF
Co		$V_{O} = 2.5 \text{ V or } 0.5 \text{ V}$			7.5						рF

* On products compliant to MIL-PRF-38535, this parameter does not apply.

[†] All typical values are at $V_{CC} = 5 V$.

[‡] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.


switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	۷ ₀ ۲٫	CC = 5 V A = 25°C	;	SN54AB	T16540	SN74ABT	16540A	UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
^t PLH	А	V	1	2.3	3.3	1	4.2	1	4.1	
^t PHL	A	ř	1.1	2.5	4.1	1.1	4.4	1.1	4.3	ns
^t PZH	OE	v	1.1	3.1	4.2	1.1	5.2	1.1	5.1	ns
^t PZL	ÛE	I	1.6	3.7	4.8	1.6	6	1.6	5.9	115
^t PHZ		de y		4	5	01.6	5.4	1.6	5.7	
^t PLZ	UE	Ŷ	1.4	3.2	4.4	Q 1.4	4.7	1.4	4.7	ns

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCBS208C - FEBRUARY 1991 - REVISED APRIL 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•		Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
SN74ABT16540ADGGR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16540A	Samples
SN74ABT16540ADL	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16540A	Samples
SN74ABT16540ADLG4	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16540A	Samples
SN74ABT16540ADLR	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16540A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ABT16540ADGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74ABT16540ADLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

11-Mar-2017



*All dimensions are nominal

Device	Package Type Package Drawing		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ABT16540ADGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74ABT16540ADLR	SSOP	DL	48	1000	367.0	367.0	55.0

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated